1. Design and implementation of Digital clock on FPGA.
2. Implementation of spread spectrum technique
3. Development of IP core for graphical display applications
4. Design and implementation of PN sequence generator on FPGA
5. Design and implementation of 255 x 16 FIFO with common read and write clock.
6. Design and implementation of code converter
7. Design and implementation of Gold code generation.
8. Design and implementation of floating-point adder.
9. Design and implementation of ‘n’ bit divider.
10. Design and implementation of Barrel shifter.
11. Design and implementation of ALU.
12. Design and implementation of 128 X 8 RAM.
13. Design and implementation to detect the sequence 1011.
14. Design and implementation to find the number of ones and zeros in seven Segment bus.
15. Design and implementation of Convolutional encoder.
16. Design and implementation of 32-bit parallel adder.
17. Design and implementation of generating 100KHz and 10KHz clock using with 50MHz clock.
18. Design and implementation of Traffic light controller on FPGA.
19. Design and implementation of 8-bit FIFO.
20. Design and implementation of Generic counter.
21. Design and implementation of Serial comparator.


BACK